Hardware·Europe

University of Bristol Unveils NL2GDS for Chip Design

Global AI Watch · Editorial Team··3 min read·Semiconductor Engineering
University of Bristol Unveils NL2GDS for Chip Design

Key Points

  • 1New framework converts natural language to chip layouts
  • 2Addresses gap in hardware design efficiency
  • 3Enhances domestic chip design autonomy in AI sector
  • 4New framework converts natural language to chip layouts • Addresses gap in hardware design efficiency • Enhances domestic chip design autonomy in AI sector

Researchers at the University of Bristol and Rutherford Appleton Laboratory have developed a framework called NL2GDS, designed to streamline the open-source chip design process. This paper discusses how NL2GDS addresses existing challenges in hardware design by allowing natural language specifications to directly generate chip layouts, ultimately improving prototyping and implementation efficiency.

The introduction of NL2GDS represents a notable shift in the approach to chip design, leveraging large language models to bridge the gap between high-level descriptions and lower-level design processes. This not only enhances capability within domestic chip design efforts but also reduces reliance on foreign design tools, potentially increasing national sovereignty in semiconductor innovation.

Free Daily Briefing

Top AI intelligence stories delivered each morning.

Subscribe Free →
SourceSemiconductor EngineeringRead original

Explore Trackers